

AEC-Q101 Qualified 650V GaN FET in TO-247 (source tab)

Description

The TP65H050WSQA 650V, $50m\Omega$ Gallium Nitride (GaN) FET is a normally-off automotive (AEC-Q101) qualified device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies-offering superior reliability and performance.

Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.

Related Literature


- ANOOO9: Recommended External Circuitry for GaN FETs
- AN0003: Printed Circuit Board Layout and Probing
- ANOO10: Paralleling GaN FETs


Ordering Information

Part Number	Package	Package Configuration
TP65H050WSQA	3 Lead T0-247	Source

TP65H050WSOA TO-247 (top view)







Cascode Schematic Symbol

Cascode Device Structure

Features

- AEC-Q101 qualified GaN technology
- Junction temperature rating of 175°C
- Dynamic R_{DS(on)eff} production tested
- Robust design, defined by
 - Intrinsic lifetime tests
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low Q_{RR}
- · Reduced crossover loss
- RoHS compliant and Halogen-free packaging

Benefits

- Improves efficiency/operation frequencies over Si
- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Automotive
- Datacom
- · Broad industrial
- PV inverter

Key Specifications					
V _{DSS} (V)	650				
V _{(TR)DSS} (V)	800				
$R_{DS(on)eff}(m\Omega)\;max^*$	60				
Q _{RR} (nC) typ	125				
Q _G (nC) typ	16				

^{*} Dynamic on-resistance; see Figures 17 and 18

Common Topology Power Recommendations				
CCM bridgeless totem-pole* 3080W max				
Hard-switched inverter**	3670W max			

Conditions: F_{SW}=45kHz; T_J=115°C; T_{HEATSINK}=90°C; insulator between device and heatsink (6 mil Sil-Pad® K-10); power de-rates at lower voltages with constant current

- VIN=230VAC; VOUT=390VDC
- V_{IN}=380V_{DC}; V_{OUT}=240V_{AC}

Absolute Maximum Ratings (T_c=25 °C unless otherwise stated.)

Symbol	Paramet	ter	Limit Value	Unit
V_{DSS}	Drain to source voltage (T _J = -5	5°C to 150°C)	650	
$V_{(TR)DSS}$	Transient drain to source voltage	ge a	800	V
V _{GSS}	Gate to source voltage	Gate to source voltage		
P _D	Maximum power dissipation @	T _C =25°C	150	W
	Continuous drain current @Tc=	25°C ^b	36	A
l _D	Continuous drain current @T _C =	100°C b	25	А
I _{DM}	Pulsed drain current (pulse wid	Pulsed drain current (pulse width: 10µs)		А
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive	Reverse diode di/dt, repetitive °		A/µs
(di/dt) _{RDMT}	Reverse diode di/dt, transient	Reverse diode di/dt, transient d		A/µs
Tc	Operating temperature	Case	-55 to +175	°C
ΤJ	Operating temperature	Junction	-55 to +175	°C
Ts	Storage temperature	Storage temperature		°C
T _{SOLD}	Soldering peak temperature e	Soldering peak temperature ^e		°C
-	Mounting Torque		80	N cm


Notes:


- In off-state, spike duty cycle D<0.01, spike duration <1µs
- For increased stability at high current operation, see Circuit Implementation on page 3 Continuous switching operation b.
- ≤300 pulses per second for a total duration ≤20 minutes
- For 10 sec., 1.6mm from the case

Thermal Resistance

Symbol	Parameter	Maximum	Unit
R _{OJC}	Junction-to-case	1.0	°C/W
R _{OJA}	Junction-to-ambient	40	°C/W

Circuit Implementation





Simplified Half-bridge Schematic

Efficiency vs Output Power

Recommended gate drive: (0V, 12V) with R_G = 30-45 Ω

Required DC Link RC Snubber (RC _{DCL}) ^a		Recommended Switching Node RC Snubber (RC _{SN}) b, c
[10nF +	8Ω] x 2	100pF + 10Ω

Notes:

- a. RC_DCL should be placed as close as possible to the drain pin
- b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of IRDMC1 or IRDMC2; see page 5 for IRDMC1 and IRDMC2)
- c. I_{RDM} values can be increased by increasing R_G and C_{SN}

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward D	Device Characteristics	•	•	•			
V _{(BL)DSS}	Drain-source voltage	650	_	_	V	V _{GS} =0V	
V _{GS(th)}	Gate threshold voltage	3.3	4	4.8	V		
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature coefficient	_	-6.2	_	mV/°C	V _{DS} =V _{GS} , I _D =0.7mA	
R _{DS(on)eff}	Drain-source on-resistance a	_	50	60	mΩ	V _{GS} =10V, I _D =25A	
NDS(on)eff	Dialit-source off-resistance	_	120	_	11122	V _{GS} =10V, I _D =25A, T _J =175°C	
	Due in the course leading a course to	_	2.5	25		V _{DS} =650V, V _{GS} =0V	
I _{DSS}	Drain-to-source leakage current	_	25	_	μA	V _{DS} =650V, V _{GS} =0V, T _J =175°C	
	0-1-1	_	_	100	4	V _{GS} =20V	
I _{GSS}	Gate-to-source forward leakage current	_	_	-100	· nA	V _{GS} =-20V	
C _{ISS}	Input capacitance	_	1000	_			
Coss	Output capacitance	_	130	_	pF	V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz	
C _{RSS}	Reverse transfer capacitance	_	8	_			
C _{O(er)}	Output capacitance, energy related b	_	190	_	_		
C _{O(tr)}	Output capacitance, time related °	_	310	_	pF	V_{GS} =0V, V_{DS} =0V to 400V	
Q _G	Total gate charge	_	15	24			
Q _{GS}	Gate-source charge	_	6	_	nC	V_{DS} =400V, V_{GS} =0V to 10V, I_{D} =25A	
Q _{GD}	Gate-drain charge	_	4	_	•		
Qoss	Output charge	_	124	_	nC	V _{GS} =0V, V _{DS} =0V to 400V	
t _{D(on)}	Turn-on delay	_	57	_			
t _R	Rise time	_	10	_		V _{DS} =400V, V _{GS} =0V to 12V,	
t _{D(off)}	Turn-off delay	_	88	_	ns	$I_D = 25A$, $R_G = 40\Omega$	
t _F	Fall time	_	11	_			

Notes:

a. Dynamic on-resistance; see Figures 17 and 18 for test circuit and conditions

b. Equivalent capacitance to give same stored energy as V_{DS} rises from 0V to 400V

c. Equivalent capacitance to give same charging time as V_{DS} rises from OV to 400V

Electrical Parameters (T_J=25°C unless otherwise stated)

Symbol	Parameter		Тур	Max	Unit	Test Conditions	
Reverse Devi	ce Characteristics						
Is	Reverse current	_	_	25	А	V _{GS} =0V, T _C =100°C, ≤20% duty cycle	
V _{SD}	Reverse voltage a	_	1.9	_	V	V _{GS} =0V, I _S =25A	
VSD	Neverse voltage	_	1.4	_	v	V _{GS} =0V, I _S =11A	
t _{RR}	Reverse recovery time	_	54	_	ns	I _S =22A, V _{DD} =400V,	
Q _{RR}	Reverse recovery charge	_	125	_	nC	di/dt=1000A/μs	
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive b	_	_	1600	A/µs		
I _{RDMC1}	Reverse diode switching current, repetitive (dc) ^{c, e}	_	_	24	А	Circuit implementation and parameters on page 3	
I _{RDMC2}	Reverse diode switching current, repetitive (ac) c, e		_	28	А	Circuit implementation and parameters on page 3	
(di/dt) _{RDMT}	Reverse diode di/dt, transient d	_	_	3000	A/µs		
I _{RDMT}	Reverse diode switching current, transient d,e	_	_	36	А	Circuit implementation and parameters on page 3	

Notes:

- a. Includes dynamic $R_{DS(on)}$ effect
- b. Continuous switching operation
- c. Definitions: dc = dc-to-dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency
- d. ≤300 pulses per second for a total duration ≤20 minutes
- e. I_{RDM} values can be increased by increasing R_{G} and C_{SN} on page 3

Typical Characteristics (T_C=25 °C unless otherwise stated)




Figure 1. Typical Output Characteristics T_J=25 °C

Parameter: V_{GS}




Figure 2. Typical Output Characteristics T_J=175°C

Parameter: V_{GS}




Figure 3. Typical Transfer Characteristics V_{DS} =10V, parameter: T_J




Figure 4. Normalized On-resistance

I_D=25A, V_{GS}=10V

Typical Characteristics (T_C=25 °C unless otherwise stated)




Figure 5. Typical Capacitance V_{GS} =0V, f=1MHz




Figure 6. Typical Coss Stored Energy




Figure 7. Typical Qoss





Figure 8. Forward Characteristics of Rev. Diode $I_S {=} f(V_{SD}), \ parameter {:}\ T_J$

Typical Characteristics (T_C=25 °C unless otherwise stated)






Figure 9. Power Dissipation

Figure 10. Current Derating Pulse width $\leq 10\mu s$, $V_{GS} \geq 10V$




Figure 11. Safe Operating Area Tc=25°C

Figure 12. Transient Thermal Resistance

Test Circuits and Waveforms




Figure 13. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 14. Switching Time Waveform




Figure 15. Diode Characteristics Test Circuit




Figure 16. Diode Recovery Waveform




Figure 17. Dynamic R_{DS(on)eff} Test Circuit




Figure 18. Dynamic R_{DS(on)eff} Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See ANOOO3: Printed Circuit Board Layout and Probing	


GaN Design Resources

The complete technical library of GaN design tools can be found at transphormusa.com/design:


- Evaluation kits
- Application notes
- · Design guides
- · Simulation models
- Technical papers and presentations


Mechanical

3 Lead TO-247 Package



CVMBO	MI	LLIMETER	RS	INCHES		
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX
Α	4.82	5.00	5.19	0.190	0.197	0.204
A1	2.20	2.39	2.57	0.087	0.094	0.101
A2	1.82	2.01	2.18	0.072	0.079	0.086
b	1.09	1.19	1.35	0.043	0.047	0.053
b1	1.09	•	1.30	0.043	-	0.051
b2	1.87	2.03	2.31	0.074	0.080	0.091
b3	1.87	•	2.27	0.074	-	0.089
b4	2.94	3.05	3.22	0.116	0.120	0.127
b5	2.94	•	3.18	0.116	-	0.125
С	0.50	0.58	0.68	0.020	0.023	0.027
C1	0.50	•	0.64	0.020	-	0.025
۵	20.67	20.85	21.11	0.814	0.821	0.831
D1	17.20	-	17.63	0.677	-	0.694
D2	0.81	-	1.20	0.032	-	0.048
E	15.72	15.90	16.15	0.619	0.626	0.636
E1	13.79	•	14.25	0.543	-	0.561
E2	4.30	-	4.86	0.169	-	0.191
e		5.46 BSC			0.215 BSC	
L	19.55	19.94	20.38	0.770	0.785	0.802
L1	3.93	4.11	4.48	0.155	0.162	0.176
ØP	3.50	3.61	3.69	0.138	0.142	0.145
ØP1	7.08	7.19	7.32	0.279	0.283	0.288
ø	5.41	-	5.85	0.213	-	0.230
ø		6.15 BSC			0.242 BSC	





NOTES:

HY-LINE Power Components Vertriebs GmbH Inselkammerstr. 10 D-82008 Unterhaching © +49 89/ 614 503 -10 power@hy-line.de

- 1. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED 0.127 MM (0.005") PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREME OF THE PLASTIC BODY.
- 2. THERMAL PAD CONTOUR IS OPTIONAL WITHIN DIMENSIONS D1 & E1.
- 3. LEAD FINISH UNCONTROLLED IN L1.
- 4. OUTLINE CONFORMS TO JEDEC TO-247AD.

TO-247 3L					
transphorm					
SCALE: 1:1	SHEET 1/1	DRAWING NO. 200019	VER.		