

Ihr Vertriebspartner



HY-LINE Power Component Vertriebs GmbH Inselkammerstr. 10 D-82008 Unterhaching () +49 89/ 614 503 -10

Hochstrasse 355
CH-8200 Schaffhausen

(2) +41 52 647 42 00

650V SuperGaN® FET in TO-247 (source tab)

Description

The TP65H035G4WS 650V, 35 m Ω gallium nitride (GaN) FET is a normally-off device using Transphorm's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN™ platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

Related Literature


- ANOOO9: Recommended External Circuitry for GaN FETs
- ANOOO3: Printed Circuit Board Layout and Probing


Ordering Information

Part Number	Package	Package Configuration
TP65H035G4WS	3 lead T0-247	Source

TP65H035G4WS T0-247 (top view)







Cascode Schematic Symbol

Cascode Device Structure

Features

- JEDEC qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- · Robust design, defined by
 - Wide gate safety margin
 - Transient over-voltage capability
- Enhanced inrush current capability
- Very low Q_{RR}
- · Reduced crossover loss

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Achieves increased efficiency in both hard- and softswitched circuits
- Easy to drive with commonly-used gate drivers
- · GSD pin layout improves high speed design

Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor







Key Specifications		
V _{DSS} (V)	650	
V _{DSS(TR)} (V)	800	
$R_{DS(on)eff}(m\Omega)\;max$ *	41	
Q _{RR} (nC) typ	150	
Q _G (nC) typ	22	

^{*} Dynamic on-resistance; see Figures 19 and 20

Absolute Maximum Ratings (T_c=25 °C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit		
V _{DSS}	Drain to source voltage (T _J = -!	55°C to 150°C)	650			
V _{DSS(TR)}	Transient drain to source volta	age ^a	800	V		
V _{GSS}	Gate to source voltage		±20			
P _D	Maximum power dissipation @	Maximum power dissipation @Tc=25°C		Maximum power dissipation @Tc=25°C		W
I _D	Continuous drain current @T _C =25°C b		46.5	A		
ID	Continuous drain current @T _C =100°C b		29.5	A		
I _{DM}	Pulsed drain current (pulse wi	Pulsed drain current (pulse width: 10µs)		A		
T _C	Operating temperature	Case	-55 to +150	°C		
TJ	Operating temperature	Junction	-55 to +150	°C		
T _S	Storage temperature		-55 to +150	°C		
Tsold	Soldering peak temperature ^c		260	°C		

Notes:


- In off-state, spike duty cycle D<0.01, spike duration <30µs, none repetitive.
- For increased stability at high current operation, see Circuit Implementation on page 3 b.
- For 10 sec., 1.6mm from the case

Thermal Resistance

Symbol	Parameter	Max	Unit
Reac	Junction-to-case	0.8	°C/W
R _{OJA}	Junction-to-ambient	40	°C/W

2

Circuit Implementation



Layout Recommendations: (See also AN0009)
Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact
- Minimize coupling with power loop

Power loop: (For reference see page 13)

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

Simplified Half-bridge Schematic

Recommended gate drive: (0V, 12V) with R_G= 30Ω

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber (RC _{DCL}) a	Recommended Switching Node RC Snubber (RC _{SN})
$200-270\Omega$ at 100MHz	$[4.7 \text{nF} + 5\Omega] \times 2$	See note b and c below

Notes:

- a. RC_{DCL} should be placed as close as possible to the drain pin
- b. RC_{SN} is needed only if R_G is smaller than recommendations
- c. If required, please use 10Ω+100pF

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
V _{DSS(BL)}	Drain-source voltage	650	_	_	V	V _{GS} =0V	
V _{GS(th)}	Gate threshold voltage	3.3	4	4.8	V		
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature co- efficient	_	-6.5	_	mV/°C	$V_{DS}=V_{GS}$, $I_{D}=1$ mA	
D	Drain-source on-resistance a	_	35	41	- mΩ	V _{GS} =10V, I _D =30A	
R _{DS(on)eff}	Drain-source off-resistance s	_	72	_		V _{GS} =10V, I _D =30A, T _J =150°C	
lass	Drain to course leakage current	_	3	30		V _{DS} =650V, V _{GS} =0V	
I _{DSS}	Drain-to-source leakage current	_	20	_	- μΑ	V _{DS} =650V, V _{GS} =0V, T _J =150°C	
	Gate-to-source forward leakage current	_	_	400		V _{GS} =20V	
I _{GSS}	Gate-to-source reverse leakage current	_	_	-400	- nA	V _{GS} =-20V	
C _{ISS}	Input capacitance	_	1500	_			
Coss	Output capacitance	_	147	_	pF	V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz	
C _{RSS}	Reverse transfer capacitance	_	5	_			
C _{O(er)}	Output capacitance, energy related b	_	220	_		V _{GS} =0V, V _{DS} =0V to 400V	
C _{O(tr)}	Output capacitance, time related °	_	380	_	- pF		
Q _G	Total gate charge	_	22	_			
Q _{GS}	Gate-source charge	_	8.4	_	nC	V_{DS} =400V, V_{GS} =0V to 10V, I_{D} =32A	
Q _{GD}	Gate-drain charge	_	6.6	_		19 02.1	
Qoss	Output charge	_	150	_	nC	V _{GS} =0V, V _{DS} =0V to 400V	
t _{D(on)}	Turn-on delay	_	60	_			
t _R	Rise time	_	10	_	no	V_{DS} =400V, V_{GS} =0V to 12V, R_G =30Ω, I_D =32A, Z_{FB} =240Ω at 100MHz (See Figure 15)	
t _{D(off)}	Turn-off delay	_	94	_	ns		
t _F	Fall time	_	10	_			
E _{off}	Turn off Energy	_	82	_	μЈ	V _{DS} =400V, V _{GS} =0V to 12V,	
Eon	Turn on Energy	_	206	_	μЈ	R_G =30 Ω , I_D =32A, Z_{FB} =180 Ω at 100MHz	

Notes:

Apr. 22, 2021

a. Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions

Equivalent capacitance to give same stored energy as V_{DS} rises from 0V to 400V $\,$

Equivalent capacitance to give same charging time as V_{DS} rises from OV to 400V

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Reverse Dev	Reverse Device Characteristics						
Is	Reverse current	_	_	29.5	А	V _{GS} =0V, T _C =100°C ≤25% duty cycle	
V _{SD} Rev	Reverse voltage ^a	_	1.8	_	V	V _{GS} =0V, I _S =32A	
		_	1.3	_		V _{GS} =0V, I _S =16A	
t _{RR}	Reverse recovery time	_	59	_	ns	I _S =32A, V _{DD} =400V,	
Q_{RR}	Reverse recovery charge	_	150	_	nC	di/dt=1000A/μs	
(di/dt) _{RM}	Reverse diode di/dt ^b	_	_	3200	A/µs	Circuit implementation and parameters on page 3	

Notes:

a. Includes dynamic R_{DS(on)} effect

b. Reverse conduction di/dt will not exceed this max value with recommended R_G.

Typical Characteristics (T_C=25 °C unless otherwise stated)




Figure 1. Typical Output Characteristics T_J=25 °C

Parameter: V_{GS}




Figure 2. Typical Output Characteristics T_J=150 °C

Parameter: V_{GS}




Figure 3. Typical Transfer Characteristics





Figure 4. Normalized On-resistance $I_D=30A, V_{GS}=8V$

V_{DS}=20V, parameter: T_J

Typical Characteristics (T_C=25 °C unless otherwise stated)







Figure 5. Typical Capacitance V_{GS} =0V, f=1MHz

Figure 6. Typical Coss Stored Energy







Figure 7. Typical Qoss

Figure 8. Typical Gate Charge I_{DS}=32A, V_{DS}=400V

Typical Characteristics (T_C=25 °C unless otherwise stated)



140 D = 10%120 100 $\mathsf{D} = 20\%$ Peak $I_D[A]$ 80 D = 50%DC 40 20 50 75 100 125 150 175 $T_{\mathsf{case}} \, [^{\circ} C]$

Figure 9. Power Dissipation

Figure 10. Current Derating Pulse width $\leq 10\mu s$, $V_{GS} \geq 10V$




Figure 11. Forward Characteristics of Rev. Diode $I_S {=} f(V_{SD}), \ parameter; T_J$





Figure 12. Transient Thermal Resistance

Typical Characteristics (T_C=25 °C unless otherwise stated)








Figure 14. Inductive Switching Loss $T_c=25$ °C Rg=30 Ω , $V_{DS}=400V$

Test Circuits and Waveforms





Figure 15. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)



90%




Figure 17. Diode Characteristics Test Circuit




Figure 18. Diode Recovery Waveform




Figure 19. Dynamic R_{DS(on)eff} Test Circuit




Figure 20. Dynamic R_{DS(on)eff} Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See ANOOO3: Printed Circuit Board Layout and Probing	


GaN Design Resources

The complete technical library of GaN design tools can be found at transphormusa.com/design:


- Evaluation kits
- Application notes
- · Design guides
- · Simulation models
- Technical papers and presentations

Mechanical


3 Lead TO-247 Package




Half-bridge Reference Schematic and PCB Layout



Half-bridge layout Sample (Top Layer)



Half-bridge layout Sample (Bottom Layer)



Revision History

Version	Date	Change(s)
0	1/17/2020	Preliminary Datasheet
1	3/28/2020	Completed datasheet
1.1	4/23/2020	Corrected Qg and Qg Curve
1.2	4/29/2020	Updated Qoss Curve
2.1	1/1/2021	Changed V _{DSS(TR)} to 800V and added half-bridge layout recommendations
3.1	4/22/2021	added switching loss



HY-LINE Power Components Vertriebs GmbH Inselkammerstr. 10 D-82008 Unterhaching © +49 89/ 614 503 -10 power@hy-line.de

HY-LINE AG

Hochstrasse 355
CH-8200 Schaffhausen
Ø +41 52 647 42 00
info@hy-line.ch