

INE

HY-LINE Power Components Vertriebs GmbH Inselkammerstr. 10 D-82008 Unterhaching +49 89/ 614 503 -10 LEADER IN TECHNOLOGY wer@hy-line.de

HY-LINE AG

sse 355 I-8200 Schaffhausen +41 52 647 42 00 info@hy-line.ch

## 650V SuperGaN<sup>®</sup> FET in TO-247 (source tab)

#### Description

The TP65H035G4WSQS 650V, 35 mΩ gallium nitride (GaN) FET is a normally-off device using Transphorm's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.


The Gen IV SuperGaN<sup>®</sup> platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

#### **Related Literature**

- AN0009: Recommended External Circuitry for GaN FETs
- AN0003: Printed Circuit Board Layout and Probing
- ANOO10: Paralleling GaN FETs

#### **Ordering Information**

Part Number	Package	Package Configuration
TP65H035G4WSQA	3 lead TO-247	Source



S

#### Features

- AEC-Q101 gualified GaN technology
- Dynamic R<sub>DS(on)eff</sub> production tested
- Robust design, defined by
  - Wide gate safety margin
  - Transient over-voltage capability
- Enhanced inrush current capability
- Very low QRR
- Reduced crossover loss

#### **Benefits**

- Enables AC-DC bridgeless totem-pole PFC designs
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- · Achieves increased efficiency in both hard- and softswitched circuits
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

#### **Applications**

- Automotive
- Datacom
- Broad industrial
- PV inverter
- Servo motor

### **Key Specifications**

V <sub>DSS</sub> (V)	650
V <sub>DSS(TR)</sub> (V)*	800
$R_{DS(on)eff}(m\Omega) max**$	41
Q <sub>RR</sub> (nC) typ	150
Q <sub>G</sub> (nC) typ	22

\*Pulse condition, see note on Page2

\* \*Dynamic on-resistance; see Figures 19 and 20

## Absolute Maximum Ratings (Tc=25 °C unless otherwise stated.)

Symbol	Parame	eter	Limit Value	Unit	
V <sub>DSS</sub>	Drain to source voltage (T <sub>J</sub> = -	55°C to 175°C)	650		
$V_{\text{DSS}(\text{TR})}$	Transient drain to source volt	age <sup>a</sup>	800	V	
V <sub>GSS</sub>	Gate to source voltage		±20		
PD	Maximum power dissipation @	Maximum power dissipation @Tc=25°C		W	
1	Continuous drain current @Tc=25°C b		47.2	А	
I <sub>D</sub>	Continuous drain current @Tc=100°C b		33.4	А	
I <sub>DM</sub>	Pulsed drain current (pulse w	Pulsed drain current (pulse width: 10µs)		А	
Tc		Case	-55 to +175	°C	
TJ	Operating temperature	Junction	-55 to +175	°C	
Ts	Storage temperature	Storage temperature		°C	
T <sub>SOLD</sub>	Soldering peak temperature <sup>c</sup>		260	°C	

Notes:

a. In off-state, spike duty cycle D<0.01, spike duration <1µs, spike duration <30µs, nonrepetitive.


b. For increased stability at high current operation, see Circuit Implementation on page 3

c. For 10 sec., 1.6mm from the case

#### **Thermal Resistance**

Symbol	Parameter	Typical	Unit
R <sub>0JC</sub>	Junction-to-case	0.8	°C/W
R <sub>OJA</sub>	Junction-to-ambient	40	°C/W

### **Circuit Implementation**



Simplified Half-bridge Schematic

Recommended gate drive: (0V, 12V) with R\_G= 30  $\Omega$ 

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber ( $RC_{DCL}$ ) <sup>a</sup>	Recommended Switching Node RC Snubber (RC <sub>SN</sub> )
$200-270\Omega$ at 100MHz	[4.7nF + 5Ω] x 2	See note b and c below

Notes:

a.  $\mathsf{RC}_{\mathsf{DCL}}$  should be placed as close as possible to the drain pin

b.  $RC_{SN}$  is needed only if  $R_G$  is smaller than recommendations

c. If required, please use  $10\Omega$ +100pF

#### **Electrical Parameters** (T<sub>J</sub>=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward I	Device Characteristics	1	1		1		
V <sub>DSS(BL)</sub>	Drain-source voltage	650	_	_	V	V <sub>GS</sub> =OV	
$V_{GS(th)}$	Gate threshold voltage	3.3	4	4.8	V		
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature co- efficient	-	-6.5	_	mV/°C	$V_{DS}=V_{GS}, I_{D}=1mA$	
R <sub>DS(on)eff</sub>	Drain-source on-resistance <sup>a</sup>	-	35	41	mΩ	$V_{GS}$ =10V, $I_{D}$ =30A	
TOS(on)eff		-	84	_	11152	V <sub>GS</sub> =10V, I <sub>D</sub> =30A, T <sub>J</sub> =175°C	
I <sub>DSS</sub>	Drain-to-source leakage current	_	3	30	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V	
IDSS		-	30	_	μα	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C	
	Gate-to-source forward leakage current	-	_	400	- 1	V <sub>GS</sub> =20V	
I <sub>GSS</sub>	Gate-to-source reverse leakage current	-	_	-400	nA	V <sub>GS</sub> =-20V	
CISS	Input capacitance	-	1500	_		V <sub>GS</sub> =0V, V <sub>DS</sub> =400V, <i>f</i> =1MHz	
Coss	Output capacitance	-	147	_	pF		
C <sub>RSS</sub>	Reverse transfer capacitance	-	5	_	-		
C <sub>O(er)</sub>	Output capacitance, energy related <sup>b</sup>	-	220	_	рĘ	$V_{GS}$ =0V, $V_{DS}$ =0V to 400V	
C <sub>O(tr)</sub>	Output capacitance, time related °	_	380	_	pF		
$Q_{G}$	Total gate charge	-	22	_		V <sub>DS</sub> =400V, V <sub>GS</sub> =0V to 10V,	
Q <sub>GS</sub>	Gate-source charge	-	8.4	_	nC		
$Q_{\text{GD}}$	Gate-drain charge	-	6.6	_	-		
Qoss	Output charge	-	150	_	nC	$V_{GS}$ =0V, $V_{DS}$ =0V to 400V	
t <sub>D(on)</sub>	Turn-on delay	-	60				
t <sub>R</sub>	Rise time	-	10	_	ns		
t <sub>D(off)</sub>	Turn-off delay	-	94	_	- 115		
t <sub>F</sub>	Fall time	-	10		-		
E <sub>off</sub>	Turn off Energy	-	82		μ	$V_{DS}$ =400V, $V_{GS}$ =0V to 12V,	
Eon	Turn on Energy	-	206	_	μJ	$R_{G}$ =30 $\Omega$ , $I_{D}$ =32A, $Z_{FB}$ =180 $\Omega$ at 100MHz	

Notes:

a. Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions

b. Equivalent capacitance to give same stored energy as  $V_{\text{DS}}$  rises from OV to 400V

c. Equivalent capacitance to give same charging time as  $V_{\text{DS}}$  rises from OV to 400V

## Electrical Parameters (T\_=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
<b>Reverse Dev</b>	ice Characteristics	1	1	1	1	1	
Is	Reverse current	-	_	33.4	A	V <sub>GS</sub> =0V, T <sub>C</sub> =100°C ≤25% duty cycle	
V <sub>SD</sub>	Reverse voltage <sup>a</sup>	-	1.8	-	V	V <sub>GS</sub> =0V, I <sub>S</sub> =32A	
		_	1.3	_		V <sub>GS</sub> =0V, I <sub>S</sub> =16A	
t <sub>RR</sub>	Reverse recovery time	-	59	_	ns	Is=32A, V <sub>DD</sub> =400V, di/dt=1000A/ms	
Q <sub>RR</sub>	Reverse recovery charge	-	150	_	nC		
(di/dt) <sub>RM</sub>	Reverse diode di/dt <sup>b</sup>	_	_	3200	A/µs	Circuit implementation and parameters on page 3	

Notes:

a. Includes dynamic R<sub>DS(on)</sub> effect

b. Reverse conduction di/dt will not exceed this max value with recommended R<sub>G</sub>.

## Typical Characteristics (Tc=25 °C unless otherwise stated)









Figure 1. Typical Output Characteristics T\_J=25  $^{\circ}\text{C}$  Parameter:  $V_{\text{GS}}$ 















## Typical Characteristics (Tc=25 °C unless otherwise stated)







## Typical Characteristics (Tc=25 $^{\circ}$ C unless otherwise stated)




Figure 9. Power Dissipation






Figure 10. Current Derating Pulse width  $\leq 10\mu s$ ,  $V_{GS} \geq 10V$ 












Figure 12. Transient Thermal Resistance











### **Test Circuits and Waveforms**




Figure 15. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 17. Diode Characteristics Test Circuit




Figure 19. Dynamic RDS(on)eff Test Circuit




Figure 16. Switching Time Waveform






Figure 18. Diode Recovery Waveform





 $R_{DS(ON) Eff} = V_{DS(ON)}/I_D$ 

#### Figure 20. Dynamic R<sub>DS(on)eff</sub> Waveform

#### **Design Considerations**

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

#### When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	


#### **GaN Design Resources**

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

#### **Mechanical**

#### 3 Lead TO-247 Package



### **Revision History**

Version	Date	Change(s)
0	3/27/2020	Preliminary Datasheet
0.1	4/23/2020	Corrected Qg and Qg Curve
1.0	3/7/2021	Updated V <sub>DSS(TR)</sub>
1.1	4/28/2021	Preliminary datasheet: updated Tj to 175C max and added switching Loss
1.2	09/29/2021	Released
1.3	10/29/2021	Updated Dynamic Ron figure 20



hy-line.de LEADER IN TECHNOLOGY.

HY-LINE Power Components Vertriebs GmbH Inselkammerstr. 10 D-82008 Unterhaching (2 +49 89/ 614 503 -10 power@hy-line.de

HY-LINE AG

Hochstrasse 355 CH-8200 Schaffhausen (C) +41 52 647 42 00 info@hy-line.ch