

MCP202X

## LIN Transceiver with Voltage Regulator

#### **Features**

- Support Baud Rates up to 20 Kbaud with LINcompatible output driver, 50 Kbaud with ISO9141 driver
- 43V load dump protected
- Wide supply voltage, 6.0V 18.0V continuous: Maximum input voltage of 30V
- Extended Temperature Range: -40 to +125°C
- · Interface to PIC EUSART and standard USARTs
- Local Interconnect Network (LIN) bus pin:
  - Internal pull-up resistor and diode
  - Protected against ground shorts
  - Protected against loss of ground
  - High current drive
- Automatic thermal shutdown
- · On-board Voltage Regulator:
  - Output voltage of 5.0V with tolerances of ±3% overtemperature range
  - Available with alternate output voltage of 3.3V with tolerances of ±3% overtemperature range
  - Maximum continuous input voltage of 30V
  - Internal thermal overload protection
  - Internal short circuit current limit
  - External components limited to filter capacitor only and load capacitor
- Two low-power modes:
  - Receiver on, Transmitter off, voltage regulator on (≅85 µA)
  - Receiver monitoring bus, Transmitter off, voltage regulator off (≅16 µA)



Inselkammerstraße 10 D-82008 Unterhaching Tel.: +49 (0)89 614503 10 URL: www.hy-line.de

Gründenstrasse 10 CH-8247 Flurlingen Tel.: +41 (0)52 647 42 00 Fax: +49 (0)89 614503 20 Fax: +41 (0)52 647 42 01 E-Mail: power@hy-line.de E-Mail: power@hy-line.ch URL: www.hy-line.ch


#### Description

The MCP202X provides a bidirectional, half-duplex communication physical interface to automotive, and industrial LIN systems to meet the LIN bus specification Revision 2.0. The device incorporates a voltage regulator with 5V @ 50 mA or 3.3V @ 50 mA regulated power supply output. The regulator is short circuit protected, and is protected by an internal thermal shutdown circuit. The regulator has been specifically designed to operate in the automotive environment and will survive reverse battery connections, +43V load dump transients, and double-battery jumps. The device has been designed to meet the stringent quiescent current requirements of the automotive industry.

MCP202X family members:


- 8-pin PDIP, DFN and SOIC packages:
  - MCP2021-330, LIN-compatible driver, 8-pin, 3.3V regulator
  - MCP2021-500, LIN-compatible driver, 8-pin, 5.0V regulator
- · 14-lead PDIP, TSSOP and SOIC packages with **RESET** output:
  - MCP2022-330, LIN-compatible driver, 14-pin, 3.3V regulator
  - MCP2022-500, LIN-compatible driver, 14-pin, 5.0V regulator

## Package Types



# MCP202X

## **Block Diagram**



## 1.0 DEVICE OVERVIEW

The MCP202X provides a physical interface between a microcontroller and a LIN half-duplex bus. It is intended for automotive and industrial applications with serial bus speeds up to 20 Kbaud.

The MCP202X provides a half-duplex, bidirectional communications interface between a microcontroller and the serial network bus. This device will translate the CMOS/TTL logic levels to LIN level logic, and vice versa.

The LIN specification 2.0 requires that the transceiver of all nodes in the system be connected via the LIN pin, referenced to ground and with a maximum external termination resistance of  $510\Omega$  from LIN bus to battery supply. The  $510\Omega$  corresponds to 1 Master and 16 Slave nodes.

The MCP2021-500 provides a +5V 50 mA regulated power output. The regulator uses a LDO design, is short-circuit-protected and will turn the regulator output off if it falls below 3.5V. The MCP202X also includes thermal shutdown protection. The regulator has been specifically designed to operate in the automotive environment and will survive reverse battery connections, +43V load dump transients and double-battery jumps. The other members of the MCP2021-330 family output +3.3V at 50 mA with a turn-off voltage of 2.5V. (see Section 1.6 "Internal Voltage Regulator").

#### 1.1 Optional External Protection

#### 1.1.1 REVERSE BATTERY PROTECTION

An external reverse-battery-blocking diode should be used to provide polarity protection (see Figure 1-1).

#### 1.1.2 TRANSIENT VOLTAGE PROTECTION (LOAD DUMP)

An external 43V transient suppressor (TVS) diode, between VBB and ground, with a  $50\Omega$  transient protection resistor (RTP) in series with the battery supply and the VBB pin serve to protect the device from power transients (see Example 1-1) and ESD events. While this protection is optional, it should be considered as good engineering practice.

#### EQUATION 1-1:

 $RTP \le (VBB_{min} - 5.5) / 250 \text{ mA.}$  5.5V = VUVLO + 1.0V, 250 mA is the peak current at power-on whenVBB = 5.5V

### 1.2 Internal Protection

#### 1.2.1 ESD PROTECTION

For component-level ESD ratings, please refer to the maximum operation specifications.

#### 1.2.2 GROUND LOSS PROTECTION

The LIN Bus specification states that the LIN pin must transition to the recessive state when ground is disconnected. Therefore, a loss of ground effectively forces the LIN line to a hi-impedance level.

#### 1.2.3 THERMAL PROTECTION


The thermal protection circuit monitors the die temperature and is able to shut down the LIN transmitter and voltage regulator.

There are three causes for a thermal overload. A thermal shut down can be triggered by any one, or a combination of, the following thermal overload conditions.

- Voltage regulator overload
- · LIN bus output overload
- Increase in die temperature due to increase in environment temperature

Driving the TXD and checking the RXD pin makes it possible to determine whether there is a bus contention (Rx = low, Tx = high) or a thermal overload condition (Rx = high, Tx = low).

FIGURE 1-1: THERMAL SHUTDOWN STATE DIAGRAMS



#### 1.3 Modes of Operation

For an overview of all operational modes, please refer to Table 1-1.

#### 1.3.1 POWER-ON-RESET MODE

Upon application of VBB, the device enters Power-On-Reset mode (POR). During this mode, the part maintains the digital section in a reset mode and waits until the voltage on pin VBB rises above the "ON" threshold (Typ. 5.75V) to enter to the Ready mode. If during the operation, the voltage on pin VBB falls below the "OFF" threshold (Typ. 4.25V), the part comes back to the Power-On-Reset mode.

#### 1.3.2 POWER-DOWN MODE

In the Power-down mode, the transmitter and the voltage regulator are both off. Only the receiver section, and the CS/LWAKE pin wake-up circuits are in operation. This is the lowest power mode.

If any bus activity (e.g. a BREAK character) or CS/ LWAKE going to a high level should occur during Power-down mode, the device will immediately enter the Ready mode, enable the voltage regulator, and once the output has stabilized (approximately 0.3 ms to 1.2 ms), go to the Operation mode.

Note:	The above time interval < 1.2 ms assumes
	12V VBB input and no thermal shutdown
	event.

The part will also enter the Ready mode, followed by the Operation mode, if the CS/LWAKE pin should become active true ('1').

The part may only enter the Power-down mode after going through an Operation mode step.

#### 1.3.3 READY MODE

Upon entering the Ready mode, the voltage regulator and receiver threshold detect circuit are powered up. The transmitter remains in power down mode. The device is ready to receive data but not to transmit. If a microcontroller is being driven by the voltage regulator output, it will go through a Power-on Reset and initialization sequence. The LIN pin is in the recessive state.

The device will stay in the Ready mode until the output of the voltage regulator has stabilized and CS/LWAKE pin is true ('1'). After VREG is OK and CS/LWAKE pin is true, the transmitter is enabled and the part enters the Operation mode.

On Power-on of the VBB supply pin, the component will stay in the Ready mode if CS/LWAKE is low. If CS/LWAKE is high, the device will immediately enter the Operation mode.

#### 1.3.4 OPERATION MODE

In this mode, all internal modules are operational.

The MCP202X will go into the Power-down mode on the falling edge of CS/LWAKE.

#### 1.3.5 TRANSMITTER OFF MODE

Whenever the FAULT/TXE signal is low and the LBUS transmitter is off.

The transmitter may be re-enabled whenever the FAULT/TXE signal returns high, either by removing the internal fault condition or the CPU returning the FAULT/TXE high. The transmitter will not be enabled if the nFAULT/TXE pin is brought high when the internal fault is still present.


The transmitter is also turned off whenever the voltage regulator is unstable or recovering from a fault. This prevents unwanted disruption of the bus during times of uncertain operation.

#### 1.3.5.1 Wake-up

The Wake-up sub module observes the LBUS in order to detect bus activity. Bus activity is detected when the voltage on the LBUS stays below a threshold of approximately 3V for at least a typical duration of 10  $\mu$ s. Such a condition causes the device to leave the Powerdown mode.

### FIGURE 1-2:

#### OPERATIONAL MODES STATE DIAGRAMS




Note: While the MCP202X is in shutdown, TxD should not be actively driven high or it may power internal logic through the ESD diodes and may damage the device.

State	Transmitter	Receiver	Voltage Regulator	Operation	Comments
POR	OFF	OFF	OFF	Read CS/LWAKE, if LOW then READY, if HIGH Operational mode	
READY	OFF	Activity Detect	ON	If CS/LWAKE high level, then Operation mode	Bus Off state
OPERATION	ON	ON	ON	If CS/LWAKE low level, then Power down If FAULT/TXE low level, then Transmitter- Off mode	
POWERDOWN	OFF	Activity Detect	OFF	On LIN bus falling, go to READY mode. On CS/LWAKE high level, go to Operational mode	Low Power mode
TRANSMITTER- OFF	OFF	ON	ON	If <u>CS/LWAKE</u> low level, then Power down If FAULT/TXE high, then Operation mode	


TABLE 1-1: OVERVIEW OF OPERATIONAL MODES

#### **1.4** Typical Applications





#### FIGURE 1-3: TYPICAL LIN NETWORK CONFIGURATION



#### 1.5 Pin Descriptions

	Dev	ices		Function				
Pin Name	8-Pin DFN, PDIP, SOIC	14-Pin PDIP, SOIC, TSSOP	Pin Type	Normal Operation				
VREG	3	3	0	Power Output				
Vss	5	11	Р	Ground				
VBB	7	13	Р	Battery Supply				
TXD	4	4	I	Transmit Data Input (TTL)				
RXD	1	1	0	Receive Data Output (CMOS)				
LBUS	6	12	I/O	LIN bus (bidirectional)				
CS/LWAKE	2	2	TTL	Chip Select (TTL)				
FAULT/TXE	8	14	OD	Fault Detect Output, Transmitter Enable (OD)				
RESET		5	OD	RESET signal Output (OD)				

TABLE 1-1: PINOUT DESCRIPTIONS

**Legend:** TTL = TTL input buffer, ST = Schmitt Trigger input buffer, OD = Open-Drain output, P = Power, O = Output, I = Input

#### 1.5.1 POWER OUTPUT (VREG)

Positive Supply Voltage Regulator Output pin.

#### 1.5.2 GROUND (Vss)

Ground pin.

#### 1.5.3 BATTERY (VBB)

Battery Positive Supply Voltage pin. This pin is also the input for the internal voltage regulator.

#### 1.5.4 TRANSMIT DATA INPUT (TXD)

The Transmit Data Input pin has an internal pull-up to VREG. The LIN pin is low (dominant) when TXD is low, and high (recessive) when TXD is high.

For extra bus security, TXD is internally forced to '1' when VREG is less than 1.8V (typ.).

In case the thermal protection detects an over-temperature condition while the signal TXD is low, the transmitter is shutdown. The recovery from the thermal shutdown is equal to adequate cooling time.

#### 1.5.5 RECEIVE DATA OUTPUT (RXD)

The Receive Data Output pin is a standard CMOS output and follows the state of the LIN pin.

#### 1.5.6 LIN BUS

The bidirectional LIN bus Interface pin is the driver unit for the LIN pin and is controlled by the signal TXD. LIN has an open collector output with a current limitation. To reduce EMI, the edges during the signal changes are slope-controlled. To further reduce radiated emissions, the LBUS pin has corner-rounding control for both falling and rising edges.

The internal LIN Receiver observes the activities on LIN bus, and generates the output signal RXD that follows the state of the LBUS. A 1<sup>st</sup> degree 1 MHz, low-pass input filter is placed to maintain EMI immunity.

#### 1.5.7 CS/LWAKE

Chip Select Input pin. A internal pull-down resistor will keep the CS/LWAKE pin low. This is done to ensure that no disruptive data will be present on the bus while the microcontroller is executing a Power-on Reset and I/O initialization sequence. The pin must see a high level to activate the transmitter.

If CS/LWAKE= '0' when the VBB supply is turned on, the device stays in Ready mode (Low-power mode). In Ready mode, both the receiver and the voltage regulator are on and the LIN transmitter driver is off.

If CS/LWAKE = '1' when the VBB supply is turned on, the device will proceed to the Operation mode as soon as the VREG output has stabilised.

This pin may also be used as a local wake-up input.(See Figure 1-2). In this implementation, the microcontroller will set the I/O pin that controls the CS/ LWAKE as an high-impedance input. The internal pull-down resistor will keep the input low. An external switch, or other source, can then wake-up both the transceiver and the microcontroller.

### 1.5.8 FAULT/TXE

Fault Detect output and Transmitter Enable input bidirectional pin.

This pin is an open-drain output. Its state is defined as shown in Table 1-2. The transmitter driver is disabled whenever this pin is low ('0'), either from an internal fault condition or by external drive. This allows the transmitter to be placed in an off state and still allow the voltage regulator to operate. Refer to Figure 1-4. The FAULT/TXE also signals a mismatch between the TXD input and the LBUS level. This can be used to detect a bus contention. Since the bus exhibits a propagation delay, the sampling of the internal compare is debounced to eliminate false faults.

This pin has an internal pull-up resistor of approximately 750 k $\Omega$ .

- Note 1: The FAULT/TXE pin is true (0) whenever the internal circuits have detected a short or thermal excursion and have disabled the LBUS output driver.
  - **2:** FAULT/TXE is true (0) when VREG not OK and has disabled the LBUS output driver.

The FAULT/TXE pin sampled at a rate faster than every 10  $\mu$ s.

тхр	RXD	LINBUS	Thermal	FAUL	T/TXE	
In	Out	I/O	Override	External Input	Driven Output	Definition
L	Н	VBB	OFF	Н	L	FAULT, TXD driven low, LINBUS shorted to VBB (Note 1)
Н	Н	VBB	OFF	Н	Н	ОК
L	L	GND	OFF	Н	Н	ОК
Н	L	GND	OFF	Н	Н	OK, data is being received from the LINBUS
х	Х	VBB	ON	Н	L	FAULT, Tranceiver in thermal shutdown
x	х	Vbb	x	L	х	<b>NO FAULT</b> , the CPU is commanding the tranceiver to turn off the transmitter driver

### TABLE 1-2: FAULT/TXE TRUTH TABLE

**Legend:** x = don't care

#### 1.5.9 RESET

RESET is an open-drain output pin. This pin tracks an internal signal and indicates that the system voltage has reached the proper level and stabilized. It also operates as protection from brown-out conditions when the supply voltage drops below a safe operating voltage. The RESET is asserted immediately upon entering the Powerdown mode.

**Note 1:** The FAULT/TXE is valid after approximately 25 µs after TXD falling edge. This is to eliminate false fault reporting during bus propagation delays.

### 1.6 Internal Voltage Regulator

#### 1.6.1 5.0V REGULATOR

The MCP2021 has a low-drop-out voltage, positive regulator capable of supplying 5.00 VDC  $\pm$ 3% at up to 50 mA of load current over the entire operating temperature range of -40°C to +125°C. With a load current of 50 mA, the minimum input to output voltage differential required for the output to remain in regulation is typically +0.5V (+1V maximum over the full operating temperature range). Quiescent current is less than 100 µA with a full 50 mA load current when the input to output voltage differential is greater than +3.00V.

The regulator requires an external output bypass capacitor for stability. The capacitor should be either ceramic or tantalum for stable operation over the extended temperature range. The compensation capacitor should range from 1.0  $\mu$ f – 22  $\mu$ f and have a ESR or CSR of 10 MW – 3.0W. Aluminum, film, organic capacitors may also be used as long as they meet the capacitance and ESR requirements. Ceramic capacitors can have ESR values down below 10 MW.

Designed for automotive applications, the regulator will protect itself from double-battery jumps and up to +43V load dump transients. The voltage regulator has both short-circuit and thermal shutdown protection built-in.

Regarding the correlation between VBB, VREG and IDD, please refer to Figure 1-5 through 1-7. When the input voltage (VBB) drops below the differential needed to provide stable regulation, the output Vreg will track the input down to approximately 3.5V, at which point the regulator will turn off. This will allow microcontrollers with internal POR circuits to generate a clean arming of the Power-on Reset trip point. The MCP2021 will then monitor VBB and turn on the regulator when Vbb is 6.0V.


When the input voltage (VBB) drops below the differential needed to provide stable regulation, the output VREG) will track the input down to approximately +4.25V. The regulator will turn off the output at this point. This will allow PIC<sup>®</sup> microcontrollers, with internal POR circuits, to generate a clean arming of the Power-on Reset trip point. The regulator output will stay off until VBB is above +5.75 V<sub>DC</sub>.

In the start phase, the device must see at least 6.0V to initiate operation during power up. In the Power-down mode, the VBB monitor will be turned off.

Note: The regulator has an overload current limiting of approximately 100 mA. During a short circuit, the VREG is monitored. If VREG is lower than 3.5V, the VREG will turn off. After a recovery time of about three milliseconds, the VREG will be checked again. If there is no short circuit, (VREG > 3.5V) then the VREG will be switched back on.

The regulator has a thermal shutdown. If the thermal protection circuit detects an over temperature condition, and the signals TxD and RXD are LOW, or TxD is HIGH, the regulator will shut down. The recovery from the thermal shutdown is equal to adequate cooling time.

#### FIGURE 1-4: VOLTAGE REGULATOR BLOCK DIAGRAM




© 2007 Microchip Technology Inc.

#### 1.6.2 3.3V REGULATOR

A metal option provides for a alternate 3.30 VDC  $\pm$ 3% at up to 50 mA of load current over the entire operating temperature range of -40°C to +125°C. All specifications given above for the 5.0V operation apply except for any difference noted here.


The same input tracking of 4.25V applies the 3.3V regulator.






Note:

The regulator has an overload current



# **MCP202X**

#### FIGURE 1-7: VOLTAGE REGULATOR OUTPUT ON OVERCURRENT SITUATION



#### 1.7 ICSP<sup>™</sup> Considerations

The following should be considered when the MCP202X is connected to pins supporting in-circuit programming:

- Power used for programming the microcontroller should be supplied from the programmer, not from the MCP202X
- The MCP202X should be left unpowered
- The voltage on VREG should not exceed the maximum output voltage of VREG

## 2.0 ELECTRICAL CHARACTERISTICS

## 2.1 Absolute Maximum Ratings†

VIN DC Voltage on Logic pins except CS/LWAKE	0.3 to VREG+0.3V
VIN DC Voltage on CS/LWAKE	0.3 to +43V
VBB Battery Voltage, non-operating (LIN bus recessive, no regulator load, t < 60s)	0.3 to +43V
VBB Battery Voltage, transient (Note 1)	0.3 to +43V
VBB Battery Voltage, continuous	0.3 to +30V
VLBUS Bus Voltage, continuous	18 to +30V
VLBUS Bus Voltage, transient (Note 1)	27 to +43V
ILBUS Bus Short Circuit Current Limit	200 mA
ESD protection on LIN, VBB (Human Body Model) (Note 2)	>6 kV
ESD protection on all other pins (Human Body Model) (Note 2)	>4 kV
Maximum Junction Temperature	150°C
Storage Temperature	55 to +150°C
Note $f_{1}$ , $f_{2}$ , $f_{2}$ , $f_{3}$	

Note 1: ISO 7637/1 load dump compliant (t < 500 ms).

**2:** According to JESD22-A114-B.

**† NOTICE**: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## 2.2 DC Specifications

DC Specifications	Electrical Char Unless otherwis VBB = 6.0V to 1 TA = -40°C to + CLOADREG = 10	e indicated, a 8.0V 125°C	II limits a	are specified fo	or:	
Parameter	Sym	Min.	Тур.	Max.	Units	Conditions
Power						
VBB Quiescent Operating Current	IBBQ		115	210	μA	IOUT = 0 mA, LBUS reces- sive
		—	120	215	μA	Vout = 3.3V
VBB Transmitter-off Current	Ιββτο		90	190	μA	With V <sub>REG</sub> on, transmitter off, receiver on, FAULT/ TXE = VIL, CS = VIH
		—	95	210	μA	Vout = 3.3V
VBB Power-down Current	IBBPD	_	16	26	μA	With VREG powered-off, receiver on and transmitter off, FAULT/TXE = VIH, TXD = VIH, CS = VIL)
VBB Current with Vss Floating	Ibbnognd	-1		1	mA	VBB = 12V, GND to VBB, VLIN=0-18V
Microcontroller Interface	)					
High L <u>evel In</u> put Voltage (TXD, FAULT/TXE)	Vih	2.0 or (0.25VREG +0.8)		VREG +0.3	V	
Low Level Input Voltage (TXD, FAULT/TXE)	VIL	-0.3	_	0.15 VREG	V	
High Level Input Current (TXD)	Ін	-2.5		-0.25	μA	Input voltage = 0.8*VREG
Low Level Input Current (TXD)	lı∟	-10	-	-3.0	μA	Input voltage = 0.2*VREG
Pull-up Current on Input (TXD)	IPUTXD	0.7		3.0	μA	~800 k $\Omega$ internal pull-up to VREG @ VIH = 0.7*VREG
High Level Input Voltage (CS/LWAKE)	Vih	0.7VREG		VBB	V	Through a current-limiting resistor
Low Level Input Voltage (CS/LWAKE)	VIL	-0.3	—	0.3VREG	V	
High Level Input Current (CS/LWAKE)	Ін	1.0	_	7.0	μA	Input voltage = 0.8*VREG
Low Level Input Current (CS/LWAKE)	lı∟	0.3	_	3.0	μA	Input voltage = 0.2*VREG
Pull-down Current on Input (CS/LWAKE)	IPDCS	1.0	_	6.0	μA	~1.3M $\Omega$ internal pull-down to Vss @ VIH = 3.5V

**Note 1:** Internal current limited. 2.0 ms maximum recovery time (RLBUS =  $0\Omega$ , TX = 0.4 VREG, VLBUS = VBB).

**2:** For design guidance only, not tested.

## 2.2 DC Specifications (Continued)

DC Specifications	Electrical Chara Unless otherwise VBB = $6.0V$ to 18 TA = $-40^{\circ}$ C to +1 CLOADREG = 10	e indicated, a 3.0V 25°C	II limits a	are specified fo	or:	
Parameter	Sym	Min.	Тур.	Max.	Units	Conditions
Bus Interface						
High Level Input Voltage	VIH(LBUS)	0.6 Vbb	—	18	V	Recessive state
Low Level Input Voltage	VIL(LBUS)	-8	_	0.4 Vbb	V	Dominant state
Input Hysteresis	VHYS	_	_	0.175 Vвв	V	VIH(LBUS) - VIL(LBUS)
Low Level Output Current	IOL(LBUS)	40		200	mA	Output voltage = 0.1 VBB, VBB = 12V
High Level Output Current	IOH(LBUS)	-20		20	μA	VBUS >= VBB, VBUS < 40V
Pull-up Current on Input	Ipu(Lbus)	5		180	μA	∼30 kΩ internal pull-up @ VIH (LB∪S) = 0.7 VBB
Short Circuit Current Limit	Isc	50	_	200	mA	(Note 1)
High Level Output Voltage	Voh(Lbus)	0.8 VBB		VBB	V	VOH(LBUS) must be at least 0.8 VBB
Low Level Output Voltage	Vollo (Lbus)	0.10		1.2	V	VBB = 7.3V @ 40 mA
Input Leakage Current (at the receiver during dominant bus level)	IBUS_PAS_DOM	-1	-	—	mA	Driver off, VBUS = 0V, VBAT = 12V
Input Leakage Current (at the receiver during recessive bus level)	IBUS_PAS_REC	_	_	20	μA	Driver off, 8V < VBAT < 18V 8V < VBUS < 18V VBUS ≥ VBAT
Leakage Current (disconnected from ground)	IBUS_NO_GND	-1	—	+1	mA	GNDDEVICE = VBAT, 0V < VBUS < 18V, VBAT = 12V
Leakage Current (disconnected from VBAT)	IBUS	_	—	100	μA	VBAT = GND, 0 < VBUS < 18V, (Note 3)
Receiver Center Voltage	VBUS_CNT	0.475 VBB	0.5 Vвв	0.525 VBB	V	VBUS_CNT = VIL (LBUS) + VIH (LBUS)/2
Slave Termination	Rslave	20	30	47	kΩ	

**Note 1:** Internal current limited. 2.0 ms maximum recovery time (RLBUS =  $0\Omega$ , TX = 0.4 VREG, VLBUS = VBB).

2: For design guidance only, not tested.

## 2.2 DC Specifications (Continued)

DC Specifications	Electrical Characteristics: Unless otherwise indicated, all limits are specified for: VBB = 6.0V to 18.0V TA = -40°C to +125°C CLOADREG = 10 μF								
Parameter	Sym	Min.	Тур.	Max.	Units	Conditions			
Voltage Regulator - 5.0V									
Output Voltage	Vout	4.85	5.00	5.15	V	0 mA < IOUT < 50 mA, 5.5V < VBB < 18V			
Load Regulation	ΔVουτ2	_	10	50	mV	5 mA < IOUT < 50 mA refer to Section 1.6 "Inter- nal Voltage Regulator"			
Quiescent Current	Ivrq	_		25	μA	IOUT = 0 mA, (Note 2)			
Power Supply Ripple Reject	PSRR	—	_	50	dB	1 VPP @10-20 kHz CLOAD = 10 μf, ILOAD = 50 mA			
Output Noise Voltage	eN	_		100	µVrмs	10 Hz $-$ 40 MHz CFILTER = 10 µf, CBP = 0.1 µf, CLOAD 10 µf, ILOAD = 50 mA			
Shutdown Voltage	Vsd	3.5	—	4.0	V	See Figure 1-5			
Input Voltage to Maintain Regulation	VBB	5.5	—	18.0	V				
Input Voltage to Turn Off Output	Voff	4.0	—	4.5	V				
Input Voltage to Turn On Output	Von	5.5	_	6.0	V				

**Note 1:** Internal current limited. 2.0 ms maximum recovery time (RLBUS =  $0\Omega$ , TX = 0.4 VREG, VLBUS = VBB).

**2:** For design guidance only, not tested.

## 2.2 DC Specifications (Continued)

DC Specifications	Electrical Char Unless otherwis $V_{BB} = 6.0V$ to 17 TA = -40°C to +7 CLOADREG = 10	e indicated, a 8.0V 125°C	III limits a	are specified fo	or:	
Parameter	Sym	Min.	Тур.	Max.	Units	Conditions
Voltage Regulator - 3.3V						
Output Voltage	Vout	3.20	3.30	3.40	V	0 mA < Iout < 50 mA, 5.5V < VBB < 18V
Line Regulation	ΔVουτ1	—	10	50	mV	Iout = 1 mA, 6.0V < VBB < 18V
Load Regulation	ΔVουτ2	—	10	50	mV	5 mA < IOUT < 50 mA Refer to Section 1.6 "Inter- nal Voltage Regulator"
Quiescent Current	IVRQ	—		25	μA	IOUT = 0 mA, (Note 2)
Power Supply Ripple Reject	PSRR	—	_	50	dB	1 VPP @10-20 kHz Cload = 10 μf, Iload = 50 mA
Output Noise Voltage	eN	_	_	100	µVrms /√Hz	10 Hz – 40 MHz CFILTER = 10 μf, CBP = 0.1 μf CLOAD = 10 μf, ILOAD = 50 mA
Shutdown Voltage	Vsd	2.5		2.7	V	See Figure 1-5
Input Voltage to Maintain Regulation	VBB	5.5	—	VBB = 18.0	V	

**Note 1:** Internal current limited. 2.0 ms maximum recovery time (RLBUS =  $0\Omega$ , TX = 0.4 VREG, VLBUS = VBB).

2: For design guidance only, not tested.

## 2.3 AC Specification

AC CHARACTERISTICS	Vвв = 6.0V to	o 18.0V; Ta	$x = -40^{\circ}C$ to	o +125°C		
Parameter	Sym	Min.	Тур.	Max.	Units	Test Conditions
Bus Interface - Constant Slo	ope Time Para	ameters	•	-		
Slope rising and falling edges	<b>t</b> SLOPE	3.5	—	22.5	μs	7.3V <= VBB <= 18V
Symmetry of Propagation Delay of Transmitter rising edge w.r.t. falling edge	<b>ttranssym</b>	-2.0		2.0	μs	ttranssym = max (ttranspdf - ttranspdr), V <sub>BB</sub> = 7.3V
Propagation Delay of Transmitter	<b>t</b> TRANSPD	—	—	4.0	μs	ttranspd = max (ttranspdr or ttranspdf <sub>)</sub>
Propagation Delay of Receiver	trecpd	—	_	6.0	μs	tRECPD = max (tRECPDR or tRECPDF)
Symmetry of Propagation Delay of Receiver rising edge w.r.t. falling edge	<b>t</b> RECSYM	-2.0	_	2.0	μs	tRECSYM = max (tRECPDF - tRECPDR)
Symmetry of Propagation Delay of Transmitter rising edge w.r.t. falling edge	<b>TRANSSYM</b>	-2.0	_	2.0	μs	ttranssym = max (ttranspdf - ttranspdr)
Time to sample of FAULT/ TXE for bus conflict reporting	<b>t</b> FAULT	—		32.5	μs	tFAULT = max (tTRANSPD + tSLOPE + tRECPD)
Duty Cycle 1 @20.0kbit/sec		39.6	_	_	%tвıт	$\begin{array}{l} C\text{BUS;} \text{RBUS conditions:} \\ 1 \text{ nF; } 1  \text{k}\Omega \mid 6.8 \text{ nF; } 660\Omega \mid \\ 10 \text{ nF; } 500\Omega \\ \text{THREC(MAX)} = 0.744 \text{ x VBB,} \\ \text{THDOM(MAX)} = 0.581 \text{ x VBB,} \\ \text{VBB} = 7.0\text{V} - 18\text{V; } \text{ BIT} = 50  \text{\mus.} \\ \text{D1} = \text{TBUS}_{\text{REC}(\text{MIN})} / 2 \text{ x }  \text{TBT} \end{array}$
Duty Cycle 2 @20.0kbit/sec		_	_	58.1	%tвıт	$\begin{array}{l} \mbox{CBUS;RBUS conditions:} \\ 1 \ nF; \ 1 \ k\Omega \   \ 6.8 \ nF; \ 660\Omega \   \\ 10 \ nF; \ 500\Omega \\ THREC(MAX) = 0.284 \ x \ VBB, \\ THDOM(MAX) = 0.422 \ x \ VBB, \\ VBB = 7.6V \ - \ 18V; \ TBIT = 50 \ \mu s. \\ D2 = \ TBUS\_REC(MAX) \ / \ 2 \ x \ TBIT) \end{array}$
Duty Cycle 3 @10.4kbit/sec		40.1	_	_	%tвіт	CBUS;RBUS conditions: 1 nF; 1 k $\Omega$   6.8 nF; 660 $\Omega$   10 nF; 500 $\Omega$ THREC(MAX) = 0.778 x VBB, THDOM(MAX) = 0.616 x VBB, VBB =7.0V - 18V; tBIT = 96 µS. D3 = tBUS_REC(MIN) / 2 x tBIT)
Duty Cycle 4 @10.4kbit/sec		_	_	56.6	%tвіт	$\begin{array}{l} C_{BUS}; R_{BUS} \ conditions: \\ 1 \ nF; \ 1 \ k\Omega \   \ 6.8 \ nF; \ 660\Omega \   \\ 10 \ nF; \ 500\Omega \\ THREC(MAX) = 0.251 \ x \ VBB, \\ THDOM(MAX) = 0.389 \ x \ VBB, \\ V_{BB} = 7.6V - 18V; \ tBIT = 96 \ \mu s. \\ D4 = t_{BUS}REC(MAX) / 2 \ x \ tBIT) \end{array}$

AC CHARACTERISTICS	VBB = 6.0V to 18.0V; TA = -40°C to +125°C								
Parameter	Sym	Min.	Тур.	Max.	Units	Test Conditions			
Voltage Regulator									
Bus Activity Debounce time	tBDB	5	10	20	μs	Bus debounce time			
Bus Activity to Voltage Regulator Enabled	<b>tBACTVE</b>	35	52	100	μs	After Bus debounce time			
Voltage Regulator Enabled to Ready	tvevr	300	_	1200	μs	(Note 1)			
Chip Select to Operation Ready	tCSOR	TBD		300	μs	(Note 1)			
Chip Select to Power-down	tCSPD	TBD	_	40	μs				
Short circuit to shut-down	<b>t</b> SHUTDOWN	20	_	100	μs				
RESET Timing									
VREG OK detect to RESET inactive	tRPU	_	_	10.0	μs				
VREG OK detect to RESET active	tRPD	_		10.0	μs				

Note 1: Time depends on external capacitance and load.

## 2.4 Thermal Specifications


## THERMAL CHARACTERISTICS

Parameter	Symbol	Тур	Max	Units	Test Conditions
Recovery Temperature	θRECOVERY	+140	—	°C	
Shutdown Temperature	θSHUTDOWN	+150	_	°C	
Short Circuit Recovery Time	<b>THERM</b>	1.5	5.0	ms	


**Note 1:** The maximum power dissipation is a function of TJMAX,  $\Theta$ JA and ambient temperature T<sub>A</sub>. The maximum allowable power dissipation at an ambient temperature is PD = (TJMAX - TA) $\Theta$ JA. If this dissipation is exceeded, the die temperature will rise above 150°C and the MCP2021 will go into thermal shutdown.


## 2.5 Timing Diagrams and Specifications

















# **MCP202X**





#### 3.0 **PACKAGING INFORMATION**

#### 3.1 Package Marking Information


#### 8-Lead DFN (4x4)




#### 8-Lead DFN-S (6x5)

ſ	
	XXXXXXX
	XXXXXXX
	XXYYWW
	o 🐼 nnn

8-Lead PDIP (300 mil)



8-Lead SOIC (150 mil)




















Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.


## 3.1 Package Marking Information (Continued)









14-Lead TSSOP (MCP2022)




Example:






Example



Legend	: XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.



#### 8-Lead Plastic Dual Flat, No Lead Package (MD) – 4x4x0.9 mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

	Units		MILLIMETERS	
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	N		8	-
Pitch	е		0.80 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	-
Overall Length	D		4.00 BSC	
Exposed Pad Width	E2	0.00	2.20	2.80
Overall Width	E		4.00 BSC	
Exposed Pad Length	D2	0.00	3.00	3.60
Contact Width	b	0.25	0.30	0.35
Contact Length	L	0.30	0.55	0.65
Contact-to-Exposed Pad	K	0.20	-	-

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-131C

## 8-Lead Plastic Dual Flat, No Lead Package (MF) – 6x5 mm Body [DFN-S]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	e		1.27 BSC		
Overall Height	A	0.80	0.85	1.00	
Standoff	A1	0.00	0.01	0.05	
Contact Thickness	A3		0.20 REF		
Overall Length	D		5.00 BSC		
Overall Width	E		6.00 BSC		
Exposed Pad Length	D2	3.90	4.00	4.10	
Exposed Pad Width	E2	2.20	2.30	2.40	
Contact Width	b	0.35	0.40	0.48	
Contact Length	L	0.50	0.60	0.75	
Contact-to-Exposed Pad	К	0.20	_	-	

NOTE 2

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-122B

## 8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			INCHES	
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		.100 BSC	
Top to Seating Plane	A	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

#### Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

## 8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
Dimensi	on Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	A	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E		6.00 BSC	
Molded Package Width	E1	3.90 BSC		
Overall Length	D		4.90 BSC	
Chamfer (optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	с	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-057B

## 14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensior	n Limits	MIN	NOM	MAX
Number of Pins	N		14	
Pitch	е		.100 BSC	
Top to Seating Plane	A	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.735	.750	.775
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	с	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	_	_	.430

#### Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

## 14-Lead Plastic Small Outline (SL) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





			—►  L1  <del>&lt;</del> —	/β  <del>-</del>
	Units		MILLIMETERS	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		14	
Pitch	e		1.27 BSC	
Overall Height	A	-	-	1.75
Molded Package Thickness	A2	1.25	-	_
Standoff §	A1	0.10	-	0.25
Overall Width E		6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D		8.65 BSC	
Chamfer (optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-065B

## 14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	;
Dime	ension Limits	MIN	NOM	MAX
Number of Pins	N		14	
Pitch	е		0.65 BSC	
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	0.15
Overall Width	E		6.40 BSC	
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	4.90	5.00	5.10
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.19	-	0.30

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-087B

NOTES:

## APPENDIX A: REVISION HISTORY

## Revision B (August 2007)

- 1. Modified Block Diagram on page 2.
- 2. Section 1.3.5 "Transmitter OFF Mode": Deleted text in 1st paragraph.
- 3. Example 1-1: Removed +5V notation.
- 4. **Section 1.5 "Pin Descriptions"**: Removed 10pin DFN, MSOP column from table.
- 5. Section 1.5.8 "Fault/TXE": Deleted text from 2nd paragraph.
- Section 3.0 "Packaging Information": Added 8-lead 4x4 and 6x5 DFN and 14-lead TSSOP packages. Updated package outline drawings and added drawings for 8-lead DFN and 14-lead TSSOP drawings.

## **Revision A (November 2005)**

• Original Release of this Document.

# **MCP202X**

NOTES:

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>-x</u> / <u>xx</u>	Examples:
	 perature Package Inge	<ul> <li>a) MCP2021-330E/SN: 3.3V, 8L-SOIC pkg.</li> <li>b) MCP2021-330E/P: 3.3V, 8L-PDIP pkg.</li> <li>c) MCP2021-500E/MF: 5.0V, 8L-DFN-S pkg.</li> <li>i) MCP2021-500E/MF: 5.0V, 8L-OFN-S pkg.</li> </ul>
Device:	<ul> <li>MCP2021: LIN Transceiver with Voltage Regulator</li> <li>MCP2021T: LIN Transceiver with Voltage Regulator</li> <li>(Tape and Reel) (SOIC only)</li> <li>MCP20222: LIN Transceiver with Voltage Regulator</li> <li>MCP20227: LIN Transceiver with Voltage Regulator</li> <li>(Tape and Reel) (SOIC only)</li> </ul>	<ul> <li>d) MCP2021-500E/SN: 5.0V, 8L-SOIC pkg.</li> <li>e) MCP2021-500E/MD: 5.0V, 8L-DFN pkg.</li> <li>f) MCP2021-330E/P: 5.0V, 8L-PDIP pkg.</li> <li>g) MCP2021T-330E/SN:Tape and Reel, 3.3V, 8L-SOIC pkg.</li> <li>h) MCP2021T-500E/MD:Tape and Reel, 5.0V, 8L-DFN pkg.</li> </ul>
Temperature Range:	$E = -40^{\circ}C \text{ to } +125^{\circ}C$	<ul> <li>MCP2021T-500E/SN:Tape and Reel, 5.0V, 8L-SOIC pkg.</li> </ul>
Package:	MD = Plastic Micro Small Outline (4x4), 8-lead MF = Plastic Micro Small Outline (6x5), 8-lead P = Plastic DIP (300 mil Body), 8-lead, 14-lead SN = Plastic SOIC, (150 mil Body), 8-lead SL = Plastic SOIC, (150 mil Body), 14-lead ST = Plastic Thin Shrink Small Outline, 14-lead	<ul> <li>a) MCP2022-330E/SN: 3.3V, 14L-SOIC pkg.</li> <li>b) MCP2022-330E/P: 3.3V, 14L-PDIP pkg.</li> <li>c) MCP2022-500E/SN: 5.0V, 14L-SOIC pkg.</li> <li>d) MCP2022-500E/P: 5.0V, 14L-PDIP pkg.</li> <li>e) MCP2022T-330E/SN: Tape and Reel, 3.3V, 14L-SOIC pkg.</li> <li>f) MCP2022T-500E/SN: Tape and Reel, 5.0V, 14L-SOIC pkg.</li> <li>g) MCP2022T-500E/ST: Tape and Reel, 5.0V, 14L-TSSOP pkg.</li> </ul>

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## **SALES AND SERVICE**



Inselkammerstraße 10 D-82008 Unterhaching Tel.: +49 (0)89 614503 10 Tel.: +41 (0)52 647 42 00 Fax: +49 (0)89 614503 20 Fax: +41 (0)52 647 42 01 E-Mail: power@hy-line.de E-Mail: power@hy-line.ch URL: www.hy-line.de

Gründenstrasse 10 CH-8247 Flurlingen URL: www.hy-line.ch

06/25/07